Sample and Hold Circuit
Sample and Hold Circuit: Four basic sample and hold circuit are shown in Fig. 14.141. In these circuits a JFET is used as switch. During the sampling time the JFET switch is turned on, and the holding capacitor charges up to the level of the analog input voltage. At the end of this short sampling …